{"id":149,"date":"2022-04-27T07:32:42","date_gmt":"2022-04-27T07:32:42","guid":{"rendered":"http:\/\/eslab.cs.unipi.gr\/?page_id=149"},"modified":"2026-01-20T08:46:08","modified_gmt":"2026-01-20T08:46:08","slug":"projects","status":"publish","type":"page","link":"http:\/\/eslab.cs.unipi.gr\/?page_id=149","title":{"rendered":"Projects"},"content":{"rendered":"\t\t<div data-elementor-type=\"wp-page\" data-elementor-id=\"149\" class=\"elementor elementor-149\">\n\t\t\t\t\t\t<section class=\"has_eae_slider elementor-section elementor-top-section elementor-element elementor-element-fd9c7cf elementor-section-stretched elementor-section-items-stretch elementor-section-content-bottom elementor-section-height-min-height elementor-section-boxed elementor-section-height-default\" data-eae-slider=\"9196\" data-id=\"fd9c7cf\" data-element_type=\"section\" data-e-type=\"section\" data-settings=\"{&quot;stretch_section&quot;:&quot;section-stretched&quot;,&quot;background_background&quot;:&quot;classic&quot;}\">\n\t\t\t\t\t\t\t<div class=\"elementor-background-overlay\"><\/div>\n\t\t\t\t\t\t\t<div class=\"elementor-container elementor-column-gap-no\">\n\t\t\t\t\t<div class=\"has_eae_slider elementor-column elementor-col-100 elementor-top-column elementor-element elementor-element-9fb59d1\" data-eae-slider=\"26963\" data-id=\"9fb59d1\" data-element_type=\"column\" data-e-type=\"column\" data-settings=\"{&quot;background_background&quot;:&quot;gradient&quot;}\">\n\t\t\t<div class=\"elementor-widget-wrap elementor-element-populated\">\n\t\t\t\t\t\t<div class=\"elementor-element elementor-element-9b8f23f elementor-invisible elementor-widget elementor-widget-heading\" data-id=\"9b8f23f\" data-element_type=\"widget\" data-e-type=\"widget\" data-settings=\"{&quot;_animation&quot;:&quot;fadeIn&quot;}\" data-widget_type=\"heading.default\">\n\t\t\t\t<div class=\"elementor-widget-container\">\n\t\t\t\t\t<h2 class=\"elementor-heading-title elementor-size-default\">Projects<\/h2>\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t<section class=\"has_eae_slider elementor-section elementor-top-section elementor-element elementor-element-173af55 elementor-section-boxed elementor-section-height-default elementor-section-height-default\" data-eae-slider=\"95054\" data-id=\"173af55\" data-element_type=\"section\" data-e-type=\"section\">\n\t\t\t\t\t\t<div class=\"elementor-container elementor-column-gap-default\">\n\t\t\t\t\t<div class=\"has_eae_slider elementor-column elementor-col-100 elementor-top-column elementor-element elementor-element-362c53e\" data-eae-slider=\"66232\" data-id=\"362c53e\" data-element_type=\"column\" data-e-type=\"column\">\n\t\t\t<div class=\"elementor-widget-wrap elementor-element-populated\">\n\t\t\t\t\t\t<div class=\"elementor-element elementor-element-9db79d7 elementor-widget elementor-widget-heading\" data-id=\"9db79d7\" data-element_type=\"widget\" data-e-type=\"widget\" data-widget_type=\"heading.default\">\n\t\t\t\t<div class=\"elementor-widget-container\">\n\t\t\t\t\t<h2 class=\"elementor-heading-title elementor-size-default\">Projects<\/h2>\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t<div class=\"elementor-element elementor-element-eabe528 image-position-column elementor-widget elementor-widget-eae-timeline\" data-id=\"eabe528\" data-element_type=\"widget\" data-e-type=\"widget\" data-settings=\"{&quot;_animation&quot;:&quot;none&quot;}\" data-widget_type=\"eae-timeline.skin3\">\n\t\t\t\t<div class=\"elementor-widget-container\">\n\t\t\t\t\t\t\t<section data-layout=\"center\" data-top-offset=\"200\" class=\"eae-layout-center eae-timeline eae-timeline-alternate-no eae-tl-top eae-tl-res-style-mobile eae-tl-res-layout-left\">\n\t\t\t<div class=\"eae-timline-progress-bar\">\n\t\t\t\t<div class='eae-pb-inner-line'><\/div>\n\t\t\t<\/div>\n\n\t\t\t\n\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t<div id=\"aca83a1\" class=\"eae-timeline-item elementor-repeater-item-aca83a1 custom-image-style-no image-position-\">\n\n\t\t\t\t<div class=\"eae-tl-item-meta-wrapper\">\n\t\t\t\t\t\t\t\t\t\t\t<div class=\"eae-tl-item-meta\">\n\t\t\t\t\t\t\t2025 - 2028\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\n\t\t\t\t<\/div>\n\n\t\t\t\t<div class=\"eae-tl-icon-wrapper\" id=\"aca83a1\">\n\t\t\t\t\t\t\t\t\t<div class=\"eae-icon eae-icon-item_icon eae-icon-view-stacked eae-icon-shape-square eae-icon-type-icon\">\n\t\t\t\t\t<div class=\"eae-icon-wrap\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<div class=\"eae-tl-content-wrapper\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t<a href=\"#\">\n\t\t\t\t\t\t\t\t\t\t\t\t<div class=\"eae-tl-item-content\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t<div class=\"eae-width-100 eae-tl-content\">\n\t\t\t\t\t\t\t\t<div class=\"eae-content-inner\">\n\t\t\t\t\t\t\t\t\t<div class=\"eae-tl-item-meta-wrapper-inner\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<div class=\"eae-tl-item-meta-inner\">\n\t\t\t\t\t\t\t\t\t\t\t\t2025 - 2028\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t\t<h3 class=\"eae-tl-item-title\">NeAIxt: Next Generation of edge AI crossing technology fields <br><h4> HORIZON-JU-IA<\/h3><div class=\"eae-tl-content-innner\"><p>The NeAIxt project is a strategic initiative designed to foster European independence and control over edge AI technology, benefiting both companies and citizens. The project presents a golden opportunity for European SMEs to grow, network, and enhance skills, leveraging exposure to the global market. Research labs and RTOs will bridge the gap to the future by developing necessary technologies and competencies, while universities will cultivate and disseminate advanced skills required for this technological evolution.<\/p><p>The ESLab team will participate in the development of an AI platform for real-time natural\/manmade disaster detection and\/ or suspicious<br \/>occurrences.<\/p><\/div>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t<\/a>\t\t\t\t<\/div>\n\n\t\t\t<\/div>\n\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t<div id=\"cfb29f8\" class=\"eae-timeline-item elementor-repeater-item-cfb29f8 custom-image-style-no image-position-\">\n\n\t\t\t\t<div class=\"eae-tl-item-meta-wrapper\">\n\t\t\t\t\t\t\t\t\t\t\t<div class=\"eae-tl-item-meta\">\n\t\t\t\t\t\t\t2023-2026\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\n\t\t\t\t<\/div>\n\n\t\t\t\t<div class=\"eae-tl-icon-wrapper\" id=\"cfb29f8\">\n\t\t\t\t\t\t\t\t\t<div class=\"eae-icon eae-icon-item_icon eae-icon-view-stacked eae-icon-shape-square eae-icon-type-icon\">\n\t\t\t\t\t<div class=\"eae-icon-wrap\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<div class=\"eae-tl-content-wrapper\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t<a href=\"#\">\n\t\t\t\t\t\t\t\t\t\t\t\t<div class=\"eae-tl-item-content\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t<div class=\"eae-width-100 eae-tl-content\">\n\t\t\t\t\t\t\t\t<div class=\"eae-content-inner\">\n\t\t\t\t\t\t\t\t\t<div class=\"eae-tl-item-meta-wrapper-inner\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<div class=\"eae-tl-item-meta-inner\">\n\t\t\t\t\t\t\t\t\t\t\t\t2023-2026\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t\t<h3 class=\"eae-tl-item-title\">Representative Test Vehicles for Radiation Tests of Deep Submicron Technologies <br><h4> ESA<\/h3><div class=\"eae-tl-content-innner\"><p>This project will develop and validate a set of methodologies, user guides, benchmarks, and EGSE radiation testing tools to rapidly and accurately estimate the failure rate and failure modes caused by SEEs on UDSM SRAM FPGA-based applications without the need to conduct radiation experiments on every new mission.<\/p><\/div>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t<\/a>\t\t\t\t<\/div>\n\n\t\t\t<\/div>\n\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t<div id=\"7de4053\" class=\"eae-timeline-item elementor-repeater-item-7de4053 custom-image-style-no image-position-\">\n\n\t\t\t\t<div class=\"eae-tl-item-meta-wrapper\">\n\t\t\t\t\t\t\t\t\t\t\t<div class=\"eae-tl-item-meta\">\n\t\t\t\t\t\t\t2023-2025\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\n\t\t\t\t<\/div>\n\n\t\t\t\t<div class=\"eae-tl-icon-wrapper\" id=\"7de4053\">\n\t\t\t\t\t\t\t\t\t<div class=\"eae-icon eae-icon-item_icon eae-icon-view-stacked eae-icon-shape-square eae-icon-type-icon\">\n\t\t\t\t\t<div class=\"eae-icon-wrap\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<div class=\"eae-tl-content-wrapper\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t<a href=\"http:\/\/eslab.cs.unipi.gr\/?page_id=935\">\n\t\t\t\t\t\t\t\t\t\t\t\t<div class=\"eae-tl-item-content\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t<div class=\"eae-width-100 eae-tl-content\">\n\t\t\t\t\t\t\t\t<div class=\"eae-content-inner\">\n\t\t\t\t\t\t\t\t\t<div class=\"eae-tl-item-meta-wrapper-inner\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<div class=\"eae-tl-item-meta-inner\">\n\t\t\t\t\t\t\t\t\t\t\t\t2023-2025\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t\t<h3 class=\"eae-tl-item-title\">VEMER: Leveraging Voltage Margins and Error Resiliency at Large-Scale Computing <br><h4>H.F.R.I <\/h3><div class=\"eae-tl-content-innner\"><p>VEMER aims to determine how much chip voltage can be reduced while maintaining acceptable Quality of Service (QoS) and dependability metrics for Heterogeneous Computing Platform (HCP) workloads. Specifically, VEMER aims to quantify the Soft Error Rate (SER) of CPUs, GPUs, and FPGAs (ML accelerators) in HCPs under neutron radiation across various undervolting and workload configurations. The findings of this research are expected to have a significant impact on reducing the energy consumption in datacenters.<\/p><\/div>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t<\/a>\t\t\t\t<\/div>\n\n\t\t\t<\/div>\n\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t<div id=\"fcd3e42\" class=\"eae-timeline-item elementor-repeater-item-fcd3e42 custom-image-style-yes image-position-column\">\n\n\t\t\t\t<div class=\"eae-tl-item-meta-wrapper\">\n\t\t\t\t\t\t\t\t\t\t\t<div class=\"eae-tl-item-meta\">\n\t\t\t\t\t\t\t2023-2025 \t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\n\t\t\t\t<\/div>\n\n\t\t\t\t<div class=\"eae-tl-icon-wrapper\" id=\"fcd3e42\">\n\t\t\t\t\t\t\t\t\t<div class=\"eae-icon eae-icon-item_icon eae-icon-view-stacked eae-icon-shape-square eae-icon-type-icon\">\n\t\t\t\t\t<div class=\"eae-icon-wrap\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<div class=\"eae-tl-content-wrapper\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t<a href=\"#\">\n\t\t\t\t\t\t\t\t\t\t\t\t<div class=\"eae-tl-item-content\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t<div class=\"eae-width-100 eae-tl-content\">\n\t\t\t\t\t\t\t\t<div class=\"eae-content-inner\">\n\t\t\t\t\t\t\t\t\t<div class=\"eae-tl-item-meta-wrapper-inner\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<div class=\"eae-tl-item-meta-inner\">\n\t\t\t\t\t\t\t\t\t\t\t\t2023-2025 \t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t\t<h3 class=\"eae-tl-item-title\">Greek Cubesats in-orbit validation <br><h4>ESA <\/h3><div class=\"eae-tl-content-innner\"><p>The ESLab team will develop and validate a Fault Detection, Isolation and Repair (FDIR) Strategy for the FPGA Accelerators of the CubeSat Payloads. It will first estimate the radiation environment specifications of the CubeSat mission and assess the vulnerabilities of the payload FPGA devices against radiation-induced effects. Then, it design and develop FDIR mechanisms (within the area and power budget constraints) for the payload FPGA accelerators and it will perform radiation experiments and\/or fault injection experiments to validate the effectiveness of the FDIR mechanisms<\/p><\/div>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t<\/a>\t\t\t\t<\/div>\n\n\t\t\t<\/div>\n\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t<div id=\"9609c0e\" class=\"eae-timeline-item elementor-repeater-item-9609c0e custom-image-style-no image-position-\">\n\n\t\t\t\t<div class=\"eae-tl-item-meta-wrapper\">\n\t\t\t\t\t\t\t\t\t\t\t<div class=\"eae-tl-item-meta\">\n\t\t\t\t\t\t\t2021-2023\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\n\t\t\t\t<\/div>\n\n\t\t\t\t<div class=\"eae-tl-icon-wrapper\" id=\"9609c0e\">\n\t\t\t\t\t\t\t\t\t<div class=\"eae-icon eae-icon-item_icon eae-icon-view-stacked eae-icon-shape-square eae-icon-type-icon\">\n\t\t\t\t\t<div class=\"eae-icon-wrap\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<div class=\"eae-tl-content-wrapper\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t<a href=\"#\">\n\t\t\t\t\t\t\t\t\t\t\t\t<div class=\"eae-tl-item-content\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t<div class=\"eae-width-100 eae-tl-content\">\n\t\t\t\t\t\t\t\t<div class=\"eae-content-inner\">\n\t\t\t\t\t\t\t\t\t<div class=\"eae-tl-item-meta-wrapper-inner\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<div class=\"eae-tl-item-meta-inner\">\n\t\t\t\t\t\t\t\t\t\t\t\t2021-2023\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t\t<h3 class=\"eae-tl-item-title\">Lockstep-SoC: Lockstep-based SEE mitigation approach for COTS SoC FPGAs <br><h4> ESA, Open Space Innovation Platform (OSIP)  <\/h3><div class=\"eae-tl-content-innner\"><p>COTS SoC FPGAs provide an attractive platform for building onboard computers due to their advantages in cost, performance, and flexibility, but they suffer from reliability issues caused by radiation-induced phenomena. Our approach aims at providing a computing paradigm that combines the high performance features of the COTS SoC FPGAs with the level of protection provided by radiation-tolerant devices against single event upsets. Particulatly, we will design, implement and validate a loosely-coupled lockstep technique with checkpoint and restore mechanisms for the dual-core Arm-A9 processor of the Xilinx Zynq-7000 APSoC<\/p><\/div>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t<\/a>\t\t\t\t<\/div>\n\n\t\t\t<\/div>\n\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t<div id=\"7ba0b12\" class=\"eae-timeline-item elementor-repeater-item-7ba0b12 custom-image-style-no image-position-\">\n\n\t\t\t\t<div class=\"eae-tl-item-meta-wrapper\">\n\t\t\t\t\t\t\t\t\t\t\t<div class=\"eae-tl-item-meta\">\n\t\t\t\t\t\t\t2021-2024 \t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\n\t\t\t\t<\/div>\n\n\t\t\t\t<div class=\"eae-tl-icon-wrapper\" id=\"7ba0b12\">\n\t\t\t\t\t\t\t\t\t<div class=\"eae-icon eae-icon-item_icon eae-icon-view-stacked eae-icon-shape-square eae-icon-type-icon\">\n\t\t\t\t\t<div class=\"eae-icon-wrap\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<div class=\"eae-tl-content-wrapper\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t<a href=\"#\">\n\t\t\t\t\t\t\t\t\t\t\t\t<div class=\"eae-tl-item-content\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t<div class=\"eae-width-100 eae-tl-content\">\n\t\t\t\t\t\t\t\t<div class=\"eae-content-inner\">\n\t\t\t\t\t\t\t\t\t<div class=\"eae-tl-item-meta-wrapper-inner\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<div class=\"eae-tl-item-meta-inner\">\n\t\t\t\t\t\t\t\t\t\t\t\t2021-2024 \t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t\t<h3 class=\"eae-tl-item-title\">EMNESS: European Master Network on Embedded Systems Security <br><h4>Horizon EU, Erasmus +<\/h3><div class=\"eae-tl-content-innner\"><p>This project is an initiative of an ensemble of European Universities (University of Freiburg, University of Stuttgart, Polytechnic University of Torino, University of Grenoble Alpes, University of Piraeus, Polytechnic University of Catalonia) with the goal to structure innovative academic curriculums on Reliability and Hardware Security, by exchanging expertise on these fields. Prioritizing the use of digital technology, knowledge transfer in an inter-connected and inter-dependent higher education system will be the main objective of this project. The goal will be for the professors to work collectively, address the skill mismatches and cover the knowledge gaps forming a new generation of highly-skilled engineers in Reliability and Hardware Security.<\/p><\/div>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t<\/a>\t\t\t\t<\/div>\n\n\t\t\t<\/div>\n\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t<div id=\"3e0627d\" class=\"eae-timeline-item elementor-repeater-item-3e0627d custom-image-style-no image-position-\">\n\n\t\t\t\t<div class=\"eae-tl-item-meta-wrapper\">\n\t\t\t\t\t\t\t\t\t\t\t<div class=\"eae-tl-item-meta\">\n\t\t\t\t\t\t\t2020-2024\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\n\t\t\t\t<\/div>\n\n\t\t\t\t<div class=\"eae-tl-icon-wrapper\" id=\"3e0627d\">\n\t\t\t\t\t\t\t\t\t<div class=\"eae-icon eae-icon-item_icon eae-icon-view-stacked eae-icon-shape-square eae-icon-type-icon\">\n\t\t\t\t\t<div class=\"eae-icon-wrap\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<div class=\"eae-tl-content-wrapper\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t<a href=\"#\">\n\t\t\t\t\t\t\t\t\t\t\t\t<div class=\"eae-tl-item-content\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t<div class=\"eae-width-100 eae-tl-content\">\n\t\t\t\t\t\t\t\t<div class=\"eae-content-inner\">\n\t\t\t\t\t\t\t\t\t<div class=\"eae-tl-item-meta-wrapper-inner\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<div class=\"eae-tl-item-meta-inner\">\n\t\t\t\t\t\t\t\t\t\t\t\t2020-2024\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t\t<h3 class=\"eae-tl-item-title\">SecureHLS: EDA tools for Secure and Reliable HLS accelerators<br><h4>Horizon 2020 - Marie Sk\u0142odowska-Curie Individual Fellowship (PostDoc)<\/h3><div class=\"eae-tl-content-innner\"><p>System on Chip (SoC) and Internet of Things (IoT) hardware Hardware attacks, such as Fault Attacks and Side Channel Attacks, are a serious threat for the security of System on Chip (SoC) and Internet of Things (IoT) hardware accelerators. These threats are usually not concurrently addressed since their corresponding protections are not always compatible to each other. In a context, where designers use High Level Synthesis (HLS) flows to increase the productivity of designing hardware accelerators they must also ensure that security and reliability protections are taken into account by the HLS tools. The goal of the project is to provide to SoC and IoT designers, Electronic Design Automation (EDA) tools, capable to evaluate, improve and automate the insertion of protections during an HLS flow.<\/p><\/div>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t<\/a>\t\t\t\t<\/div>\n\n\t\t\t<\/div>\n\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t<div id=\"f0a0867\" class=\"eae-timeline-item elementor-repeater-item-f0a0867 custom-image-style-no image-position-\">\n\n\t\t\t\t<div class=\"eae-tl-item-meta-wrapper\">\n\t\t\t\t\t\t\t\t\t\t\t<div class=\"eae-tl-item-meta\">\n\t\t\t\t\t\t\t2019-2021\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\n\t\t\t\t<\/div>\n\n\t\t\t\t<div class=\"eae-tl-icon-wrapper\" id=\"f0a0867\">\n\t\t\t\t\t\t\t\t\t<div class=\"eae-icon eae-icon-item_icon eae-icon-view-stacked eae-icon-shape-square eae-icon-type-icon\">\n\t\t\t\t\t<div class=\"eae-icon-wrap\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<div class=\"eae-tl-content-wrapper\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t<a href=\"#\">\n\t\t\t\t\t\t\t\t\t\t\t\t<div class=\"eae-tl-item-content\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t<div class=\"eae-width-100 eae-tl-content\">\n\t\t\t\t\t\t\t\t<div class=\"eae-content-inner\">\n\t\t\t\t\t\t\t\t\t<div class=\"eae-tl-item-meta-wrapper-inner\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<div class=\"eae-tl-item-meta-inner\">\n\t\t\t\t\t\t\t\t\t\t\t\t2019-2021\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t\t<h3 class=\"eae-tl-item-title\">ZYNQ-RT: Experimental system for the radiation tests of a Xilinx Zynq-7000 FPGA device<br><h4>ESA, Lab activity<\/h3><div class=\"eae-tl-content-innner\"><p>The project will develop an experimental system for the radiation tests of a Xilinx Zynq-7000 FPGA device. The setup will be based on the Xilinx Zynq-7000 SoC ZC706 evaluation kit and will provide capabilities for accessing the embedded memories of the programmable logic (PL) part (e.g. configuration memory, Block RAM, user Flip-Flops) and the processing system (PS) (e.g. On-chip memory, caches) of the Xilinx Zynq-7000 FPGA in order to facilitate the Single Event Upsets (SEUs) characterization of the device under radiation tests.<\/p><\/div>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t<\/a>\t\t\t\t<\/div>\n\n\t\t\t<\/div>\n\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t<div id=\"cd067ac\" class=\"eae-timeline-item elementor-repeater-item-cd067ac custom-image-style-no image-position-\">\n\n\t\t\t\t<div class=\"eae-tl-item-meta-wrapper\">\n\t\t\t\t\t\t\t\t\t\t\t<div class=\"eae-tl-item-meta\">\n\t\t\t\t\t\t\t2019-2020\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\n\t\t\t\t<\/div>\n\n\t\t\t\t<div class=\"eae-tl-icon-wrapper\" id=\"cd067ac\">\n\t\t\t\t\t\t\t\t\t<div class=\"eae-icon eae-icon-item_icon eae-icon-view-stacked eae-icon-shape-square eae-icon-type-icon\">\n\t\t\t\t\t<div class=\"eae-icon-wrap\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<div class=\"eae-tl-content-wrapper\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t<a href=\"#\">\n\t\t\t\t\t\t\t\t\t\t\t\t<div class=\"eae-tl-item-content\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t<div class=\"eae-width-100 eae-tl-content\">\n\t\t\t\t\t\t\t\t<div class=\"eae-content-inner\">\n\t\t\t\t\t\t\t\t\t<div class=\"eae-tl-item-meta-wrapper-inner\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<div class=\"eae-tl-item-meta-inner\">\n\t\t\t\t\t\t\t\t\t\t\t\t2019-2020\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t\t<h3 class=\"eae-tl-item-title\">MySpW-FPGA: Myriad 2-SpW interface FPGA-based demonstrator<br><h4>ESA, Lab activity<\/h3><div class=\"eae-tl-content-innner\"><p>The goal of this project is to design and develop an FPGA-based demonstrator for the Myriad 2-SpW interface component to be used as a bridge between the camera interface of the Myriad 2 EOT (Eye of Things) board and a SpW link. The Myriad 2-SpW interface design will be ported into a Xilinx UltraScale FPGA (XCKU040) device embedded on a Xilinx Kintex UltraScale Development Kit. The system will be demonstrated in-field in heavy-ion (in CERN and GSI accelerators) and proton (in PSI facility) radiation experiments.<\/p><\/div>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t<\/a>\t\t\t\t<\/div>\n\n\t\t\t<\/div>\n\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t<div id=\"f7bcd45\" class=\"eae-timeline-item elementor-repeater-item-f7bcd45 custom-image-style-no image-position-\">\n\n\t\t\t\t<div class=\"eae-tl-item-meta-wrapper\">\n\t\t\t\t\t\t\t\t\t\t\t<div class=\"eae-tl-item-meta\">\n\t\t\t\t\t\t\t2018-2021 \t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\n\t\t\t\t<\/div>\n\n\t\t\t\t<div class=\"eae-tl-icon-wrapper\" id=\"f7bcd45\">\n\t\t\t\t\t\t\t\t\t<div class=\"eae-icon eae-icon-item_icon eae-icon-view-stacked eae-icon-shape-square eae-icon-type-icon\">\n\t\t\t\t\t<div class=\"eae-icon-wrap\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<div class=\"eae-tl-content-wrapper\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t<a href=\"#\">\n\t\t\t\t\t\t\t\t\t\t\t\t<div class=\"eae-tl-item-content\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t<div class=\"eae-width-100 eae-tl-content\">\n\t\t\t\t\t\t\t\t<div class=\"eae-content-inner\">\n\t\t\t\t\t\t\t\t\t<div class=\"eae-tl-item-meta-wrapper-inner\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<div class=\"eae-tl-item-meta-inner\">\n\t\t\t\t\t\t\t\t\t\t\t\t2018-2021 \t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t\t<h3 class=\"eae-tl-item-title\">SYSYFOS: Development of an integrated system for high-performance and high-reliability compressions and management of hyperspectral image data<br><h4>GSRT (Research-Create-Innovate) <\/h3><div class=\"eae-tl-content-innner\"><p>The project will develop a state-of-the-art hardware accelerator for lossy compression of hyperspectral images with high fidelity at high compression ratios based on the upcoming CCSDS 122.1-B-1 standard and a modified CCSDS 122.0-B-2 standard. The hardware accelerator will be integrated in a single SRAM FPGA SoC along with the industry standard onboard network protocols (SpaceWire). The ESLab team will develop a novel Fault Detection, Isolation and repair (FDIR) strategy targeting Single Event Effects (SEEs) for the hardware accelerator at IP core level, as well as, at SoC level providing a novel low-cost, low-power, fault tolerant version of the hardware accelerator.<\/p><\/div>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t<\/a>\t\t\t\t<\/div>\n\n\t\t\t<\/div>\n\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t<div id=\"c4faa2e\" class=\"eae-timeline-item elementor-repeater-item-c4faa2e custom-image-style-no image-position-\">\n\n\t\t\t\t<div class=\"eae-tl-item-meta-wrapper\">\n\t\t\t\t\t\t\t\t\t\t\t<div class=\"eae-tl-item-meta\">\n\t\t\t\t\t\t\t2018-2021\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\n\t\t\t\t<\/div>\n\n\t\t\t\t<div class=\"eae-tl-icon-wrapper\" id=\"c4faa2e\">\n\t\t\t\t\t\t\t\t\t<div class=\"eae-icon eae-icon-item_icon eae-icon-view-stacked eae-icon-shape-square eae-icon-type-icon\">\n\t\t\t\t\t<div class=\"eae-icon-wrap\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<div class=\"eae-tl-content-wrapper\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t<a href=\"#\">\n\t\t\t\t\t\t\t\t\t\t\t\t<div class=\"eae-tl-item-content\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t<div class=\"eae-width-100 eae-tl-content\">\n\t\t\t\t\t\t\t\t<div class=\"eae-content-inner\">\n\t\t\t\t\t\t\t\t\t<div class=\"eae-tl-item-meta-wrapper-inner\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<div class=\"eae-tl-item-meta-inner\">\n\t\t\t\t\t\t\t\t\t\t\t\t2018-2021\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t\t<h3 class=\"eae-tl-item-title\">MELITY: Development of Methodologies and Embedded Security Solutions for e-health services based on Internet of Things technologies<br><h4>GSRT (Research-Create-Innovate)<\/h3><div class=\"eae-tl-content-innner\"><p>The objective of this project is the development of innovative methodologies and embedded security solutions for the protection of Internet-of-Medical-Things (IoMT) technologies used in realtime e-health services. The ESLab will deal with the vulnerability analysis of the \u0399\u03bf\u039c\u03a4 devices agaings side-channel (power and EM) attacks \u03ba\u03b1\u03b9 fault injection attacks and the design of relative countermeasures.<\/p><\/div>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t<\/a>\t\t\t\t<\/div>\n\n\t\t\t<\/div>\n\t\t\t\t\t\t<\/section>\n\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t<section class=\"has_eae_slider elementor-section elementor-top-section elementor-element elementor-element-5a42f181 elementor-section-boxed elementor-section-height-default elementor-section-height-default\" data-eae-slider=\"37141\" data-id=\"5a42f181\" data-element_type=\"section\" data-e-type=\"section\">\n\t\t\t\t\t\t<div class=\"elementor-container elementor-column-gap-default\">\n\t\t\t\t\t<div class=\"has_eae_slider elementor-column elementor-col-100 elementor-top-column elementor-element elementor-element-11f61edd\" data-eae-slider=\"63067\" data-id=\"11f61edd\" data-element_type=\"column\" data-e-type=\"column\">\n\t\t\t<div class=\"elementor-widget-wrap elementor-element-populated\">\n\t\t\t\t\t\t<div class=\"elementor-element elementor-element-10da35f e-grid-align-right elementor-shape-rounded elementor-grid-0 elementor-widget elementor-widget-social-icons\" data-id=\"10da35f\" data-element_type=\"widget\" data-e-type=\"widget\" data-widget_type=\"social-icons.default\">\n\t\t\t\t<div class=\"elementor-widget-container\">\n\t\t\t\t\t\t\t<div class=\"elementor-social-icons-wrapper elementor-grid\">\n\t\t\t\t\t\t\t<span class=\"elementor-grid-item\">\n\t\t\t\t\t<a class=\"elementor-icon elementor-social-icon elementor-social-icon-linkedin-in elementor-animation-grow elementor-repeater-item-480eed6\" href=\"https:\/\/www.linkedin.com\/company\/eslab-unipi\/\" target=\"_blank\">\n\t\t\t\t\t\t<span class=\"elementor-screen-only\">Linkedin-in<\/span>\n\t\t\t\t\t\t<i aria-hidden=\"true\" class=\"fab fa-linkedin-in\"><\/i>\t\t\t\t\t<\/a>\n\t\t\t\t<\/span>\n\t\t\t\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t<section class=\"has_eae_slider elementor-section elementor-inner-section elementor-element elementor-element-41e35b7a elementor-section-boxed elementor-section-height-default elementor-section-height-default\" data-eae-slider=\"53893\" data-id=\"41e35b7a\" data-element_type=\"section\" data-e-type=\"section\">\n\t\t\t\t\t\t<div class=\"elementor-container elementor-column-gap-default\">\n\t\t\t\t\t<div class=\"has_eae_slider elementor-column elementor-col-33 elementor-inner-column elementor-element elementor-element-76caf091\" data-eae-slider=\"56235\" data-id=\"76caf091\" data-element_type=\"column\" data-e-type=\"column\">\n\t\t\t<div class=\"elementor-widget-wrap elementor-element-populated\">\n\t\t\t\t\t\t<div class=\"elementor-element elementor-element-2de178e9 elementor-widget elementor-widget-image\" data-id=\"2de178e9\" data-element_type=\"widget\" data-e-type=\"widget\" data-widget_type=\"image.default\">\n\t\t\t\t<div class=\"elementor-widget-container\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<img decoding=\"async\" width=\"45\" height=\"178\" src=\"http:\/\/eslab.cs.unipi.gr\/wp-content\/uploads\/2022\/04\/Screenshot-2022-04-25-113054.jpg\" class=\"attachment-full size-full wp-image-68\" alt=\"\" \/>\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t<div class=\"has_eae_slider elementor-column elementor-col-33 elementor-inner-column elementor-element elementor-element-57cdb5ac\" data-eae-slider=\"82617\" data-id=\"57cdb5ac\" data-element_type=\"column\" data-e-type=\"column\">\n\t\t\t<div class=\"elementor-widget-wrap elementor-element-populated\">\n\t\t\t\t\t\t<div class=\"elementor-element elementor-element-42693524 elementor-widget-divider--view-line elementor-invisible elementor-widget elementor-widget-divider\" data-id=\"42693524\" data-element_type=\"widget\" data-e-type=\"widget\" data-settings=\"{&quot;_animation&quot;:&quot;fadeInUp&quot;}\" data-widget_type=\"divider.default\">\n\t\t\t\t<div class=\"elementor-widget-container\">\n\t\t\t\t\t\t\t<div class=\"elementor-divider\">\n\t\t\t<span class=\"elementor-divider-separator\">\n\t\t\t\t\t\t<\/span>\n\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t<div class=\"elementor-element elementor-element-15a895e6 elementor-widget elementor-widget-text-editor\" data-id=\"15a895e6\" data-element_type=\"widget\" data-e-type=\"widget\" data-widget_type=\"text-editor.default\">\n\t\t\t\t<div class=\"elementor-widget-container\">\n\t\t\t\t\t\t\t\t\t<p>Embedded Systems Laboratory<\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t<div class=\"has_eae_slider elementor-column elementor-col-33 elementor-inner-column elementor-element elementor-element-51878069\" data-eae-slider=\"67313\" data-id=\"51878069\" data-element_type=\"column\" data-e-type=\"column\">\n\t\t\t<div class=\"elementor-widget-wrap elementor-element-populated\">\n\t\t\t\t\t\t<div class=\"elementor-element elementor-element-183f646c elementor-widget-divider--view-line elementor-invisible elementor-widget elementor-widget-divider\" data-id=\"183f646c\" data-element_type=\"widget\" data-e-type=\"widget\" data-settings=\"{&quot;_animation&quot;:&quot;fadeInUp&quot;}\" data-widget_type=\"divider.default\">\n\t\t\t\t<div class=\"elementor-widget-container\">\n\t\t\t\t\t\t\t<div class=\"elementor-divider\">\n\t\t\t<span class=\"elementor-divider-separator\">\n\t\t\t\t\t\t<\/span>\n\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t<div class=\"elementor-element elementor-element-6fbbc960 elementor-widget elementor-widget-text-editor\" data-id=\"6fbbc960\" data-element_type=\"widget\" data-e-type=\"widget\" data-widget_type=\"text-editor.default\">\n\t\t\t\t<div class=\"elementor-widget-container\">\n\t\t\t\t\t\t\t\t\t<p><span style=\"font-weight: var( --e-global-typography-text-font-weight );\">eslab@unipi.gr<\/span><\/p>\n<p><br><\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t<\/div>\n\t\t","protected":false},"excerpt":{"rendered":"<p>Projects Projects 2025 &#8211; 2028 2025 &#8211; 2028 NeAIxt: Next Generation of edge AI crossing technology fields HORIZON-JU-IA The NeAIxt project is a strategic initiative designed to foster European independence and control over edge AI technology, benefiting both companies and citizens. The project presents a golden opportunity for European SMEs to grow, network, and enhance&hellip;&nbsp;<a href=\"http:\/\/eslab.cs.unipi.gr\/?page_id=149\" class=\"\" rel=\"bookmark\">Read More &raquo;<span class=\"screen-reader-text\">Projects<\/span><\/a><\/p>\n","protected":false},"author":1,"featured_media":0,"parent":0,"menu_order":0,"comment_status":"closed","ping_status":"closed","template":"page-templates\/template-pagebuilder-full-width.php","meta":{"neve_meta_sidebar":"","neve_meta_container":"","neve_meta_enable_content_width":"","neve_meta_content_width":0,"neve_meta_title_alignment":"","neve_meta_author_avatar":"","neve_post_elements_order":"","neve_meta_disable_header":"","neve_meta_disable_footer":"","neve_meta_disable_title":"","footnotes":""},"class_list":["post-149","page","type-page","status-publish","hentry"],"_links":{"self":[{"href":"http:\/\/eslab.cs.unipi.gr\/index.php?rest_route=\/wp\/v2\/pages\/149","targetHints":{"allow":["GET"]}}],"collection":[{"href":"http:\/\/eslab.cs.unipi.gr\/index.php?rest_route=\/wp\/v2\/pages"}],"about":[{"href":"http:\/\/eslab.cs.unipi.gr\/index.php?rest_route=\/wp\/v2\/types\/page"}],"author":[{"embeddable":true,"href":"http:\/\/eslab.cs.unipi.gr\/index.php?rest_route=\/wp\/v2\/users\/1"}],"replies":[{"embeddable":true,"href":"http:\/\/eslab.cs.unipi.gr\/index.php?rest_route=%2Fwp%2Fv2%2Fcomments&post=149"}],"version-history":[{"count":84,"href":"http:\/\/eslab.cs.unipi.gr\/index.php?rest_route=\/wp\/v2\/pages\/149\/revisions"}],"predecessor-version":[{"id":945,"href":"http:\/\/eslab.cs.unipi.gr\/index.php?rest_route=\/wp\/v2\/pages\/149\/revisions\/945"}],"wp:attachment":[{"href":"http:\/\/eslab.cs.unipi.gr\/index.php?rest_route=%2Fwp%2Fv2%2Fmedia&parent=149"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}