Greek Cubesats in-orbit validation
The ESLab team will develop and validate a Fault Detection, Isolation and Repair (FDIR) Strategy for the FPGA Accelerators of the CubeSat Payloads. It will first estimate the radiation environment specifications of the CubeSat mission and assess the vulnerabilities of the payload FPGA devices against radiation-induced effects. Then, it design and develop FDIR mechanisms (within the area and power budget constraints) for the payload FPGA accelerators and it will perform radiation experiments and/or fault injection experiments to validate the effectiveness of the FDIR mechanisms
Lockstep-SoC: Lockstep-based SEE mitigation approach for COTS SoC FPGAs
ESA, Open Space Innovation Platform (OSIP)
COTS SoC FPGAs provide an attractive platform for building onboard computers due to their advantages in cost, performance, and flexibility, but they suffer from reliability issues caused by radiation-induced phenomena. Our approach aims at providing a computing paradigm that combines the high performance features of the COTS SoC FPGAs with the level of protection provided by radiation-tolerant devices against single event upsets. Particulatly, we will design, implement and validate a loosely-coupled lockstep technique with checkpoint and restore mechanisms for the dual-core Arm-A9 processor of the Xilinx Zynq-7000 APSoC
EMNESS: European Master Network on Embedded Systems Security
Horizon EU, Erasmus +
This project is an initiative of an ensemble of European Universities (University of Freiburg, University of Stuttgart, Polytechnic University of Torino, University of Grenoble Alpes, University of Piraeus, Polytechnic University of Catalonia) with the goal to structure innovative academic curriculums on Reliability and Hardware Security, by exchanging expertise on these fields. Prioritizing the use of digital technology, knowledge transfer in an inter-connected and inter-dependent higher education system will be the main objective of this project. The goal will be for the professors to work collectively, address the skill mismatches and cover the knowledge gaps forming a new generation of highly-skilled engineers in Reliability and Hardware Security.
SecureHLS: EDA tools for Secure and Reliable HLS accelerators
Horizon 2020 - Marie Skłodowska-Curie Individual Fellowship (PostDoc)
System on Chip (SoC) and Internet of Things (IoT) hardware Hardware attacks, such as Fault Attacks and Side Channel Attacks, are a serious threat for the security of System on Chip (SoC) and Internet of Things (IoT) hardware accelerators. These threats are usually not concurrently addressed since their corresponding protections are not always compatible to each other. In a context, where designers use High Level Synthesis (HLS) flows to increase the productivity of designing hardware accelerators they must also ensure that security and reliability protections are taken into account by the HLS tools. The goal of the project is to provide to SoC and IoT designers, Electronic Design Automation (EDA) tools, capable to evaluate, improve and automate the insertion of protections during an HLS flow.
ZYNQ-RT: Experimental system for the radiation tests of a Xilinx Zynq-7000 FPGA device
ESA, Lab activity
The project will develop an experimental system for the radiation tests of a Xilinx Zynq-7000 FPGA device. The setup will be based on the Xilinx Zynq-7000 SoC ZC706 evaluation kit and will provide capabilities for accessing the embedded memories of the programmable logic (PL) part (e.g. configuration memory, Block RAM, user Flip-Flops) and the processing system (PS) (e.g. On-chip memory, caches) of the Xilinx Zynq-7000 FPGA in order to facilitate the Single Event Upsets (SEUs) characterization of the device under radiation tests.
MySpW-FPGA: Myriad 2-SpW interface FPGA-based demonstrator
ESA, Lab activity
The goal of this project is to design and develop an FPGA-based demonstrator for the Myriad 2-SpW interface component to be used as a bridge between the camera interface of the Myriad 2 EOT (Eye of Things) board and a SpW link. The Myriad 2-SpW interface design will be ported into a Xilinx UltraScale FPGA (XCKU040) device embedded on a Xilinx Kintex UltraScale Development Kit. The system will be demonstrated in-field in heavy-ion (in CERN and GSI accelerators) and proton (in PSI facility) radiation experiments.
SYSYFOS: Development of an integrated system for high-performance and high-reliability compressions and management of hyperspectral image data
The project will develop a state-of-the-art hardware accelerator for lossy compression of hyperspectral images with high fidelity at high compression ratios based on the upcoming CCSDS 122.1-B-1 standard and a modified CCSDS 122.0-B-2 standard. The hardware accelerator will be integrated in a single SRAM FPGA SoC along with the industry standard onboard network protocols (SpaceWire). The ESLab team will develop a novel Fault Detection, Isolation and repair (FDIR) strategy targeting Single Event Effects (SEEs) for the hardware accelerator at IP core level, as well as, at SoC level providing a novel low-cost, low-power, fault tolerant version of the hardware accelerator.
MELITY: Development of Methodologies and Embedded Security Solutions for e-health services based on Internet of Things technologies
The objective of this project is the development of innovative methodologies and embedded security solutions for the protection of Internet-of-Medical-Things (IoMT) technologies used in realtime e-health services. The ESLab will deal with the vulnerability analysis of the ΙοΜΤ devices agaings side-channel (power and EM) attacks και fault injection attacks and the design of relative countermeasures.
Embedded Systems Laboratory